logo
logo
  • Verification
    • Formal Constraint Lint
    • Generated Clock Verification
    • Timing Exception Verification
    • Glitch Verification
    • RDC Verification
    • CDC Verification
  • Management
    • SDC Mapping
    • SDC Promotion
    • SDC Demotion
    • Mode Merging
    • SDC Equivalence
  • Generation
    • Clock Generation
    • Mode Generation
    • Clock-Sense Generation
    • Clock-Group Generation
    • Timing Exception Generation
    • Lib Generation
  • Products
  • Resources
    • White Papers
    • Presentations
    • Demos
  • About
    • News
    • Partners
    • Careers
    • Contact
    • What’s in a Name

Cooley Census Highlights

by EE Times

EDA Companies Tout Involvement with Japan's STARC

by EE Times

FishTail joins two Mentor partner programs

by EE Times

FishTail granted patent for technology underlying products

by EE Times

DAC 'Trip Report' Highlights

by EE Times

FishTail one of the Top Ten EE Design stories of 2004

by EE Times

FishTail helps EDA raise $175,000 for cancer research

by EE Times

Tool pinpoints false paths, steers designers away

by EE Times

Timing constraints should be generated up front

by EE TImes

DAC "trip report" evaluates EDA tools

by EE Times

  • 1
  • 2

FishTail Design Automation provides breakthrough technology for improving chip design by verifying, generating and managing SDC constraints without any noise.

Contact us

Address: 5285 Meadows Rd., Suite 275
Lake Oswego, OR 97035

Phone: (503) 598-2210

Email: info@fishtail-da.com

Useful Links

Verification

Generation

Management

Products

Resources

About

Copyright ©2018 FishTail Design Automation, All rights reserved

Privacy Preference Center

Privacy Preferences

 
 

Please enter your information and an email with your requested resource will be sent to your inbox.